Address decoding takes nearly two-thirds of the memory access time in SRAMs. The decoder design hugely impacts the system performance and thus should be, high speed, low power consuming and have a ...